Share:
Acroamatics

Tech Tips: Real World Data Integrity Sensitive to Bit Synchronizer Jitter Performance

Real world data integrity is very sensitive to Bit Synchronizer jitter performance. Static bit error rate tests do not evaluate Bit Synchronizers under real world conditions. Real world signals are affected by jitter which adversely affects the data recovery ability of a Bit Synchronizer. This is further exasperated when multiple Bit Synchronizers are connected in a series.
See our Technical Paper: Series Connected Bit Synchronizers Need Sequentially Increased Loop Bandwidths for more information. Proper evaluation of Bit Synchronizer performance in the presence of jitter can be measured using GDP Space Systems’ Model 650 Bit Error Rate Test Set with the jitter test option.

Related Posts

Acro 2900 TDP & 1632 PCM Card

PCM Simulation 101

Discover the power of Acroamatics PCM Telemetry Simulator, an FPGA hardware-based solution included with each decom card and system. With…
Read More